![]() |
【免費】ECC Codec Architecture in Pre-5G/NVM Applications |
![]() |
課程目的: The growing needs of efficient data transmission and storage drive the information delivery technology to a new frontier recently. Either in the new radio (NR) links of 5G communications, or in the emerging non-volatile memories (NVMs) with continuously increasing capacity, error correcting codes (ECCs) are essential and crucial in maintaining the data correctness. In this talk, we will cover major ECC design and architecture, including over Gb/s LDPC-BC, energy-efficient LDPC-CC, and Polar/Turbo decoders that fulfill different requirements in various 5G scenarios. For NVM applications, we will introduce 1-error and 2-error correcting scheme with parallel architecture for NOR flash, as well as BCH and LDPC coding scheme for NAND/3D-NAND, to address low-latency and high-throughput solutions. 課程大綱: 1. ECC Design and Architecture 2. NVM Applications |
![]() |
上課日期 | 上課時段 | 授課老師 | 報名截止日 | 上課地點 | 報名 | 課程費用 |
---|---|---|---|---|---|---|
20181031-20181031 | Am09:00~12:00 | 張錫嘉 教授 | 20181030 | 新竹科學工業園區同業公會202室(新竹科學園區展業一路2號) | 報名已截止 | 0 |